

CLAIMS

What is claimed is:

- 1           1.     An apparatus, comprising:  
2                 an one-time programmable (OTP) memory including a  
3                 plurality of memory cells, the plurality of memory cells  
4                 being programmed to a default state or a state opposite  
5                 the default state; and  
6                 a tamper detection circuit to sense when memory cell  
7                 of the plurality of memory cells is programmed to the  
8                 state opposite the default state.
- 1           2.     The apparatus of claim 1, wherein each memory  
2                 cell of the plurality of memory cells is adapted with fuse  
3                 logic.
- 1           3.     The apparatus of claim 2, wherein each memory  
2                 cell of the plurality of memory cells is permanently  
3                 programmed to the state opposite the default state by  
4                 activating the fuse logic, and storing a data bit having a  
5                 logical zero value.
- 1           4.     The apparatus of claim 1, wherein each memory  
2                 cell of the plurality of memory cells is adapted with  
3                 anti-fuse logic.
- 1           5.     The apparatus of claim 4, wherein each memory  
2                 cell of the plurality of memory cells is permanently  
3                 programmed to the state opposite the default state by  
4                 activating the anti-fuse logic, and storing a data bit  
5                 having a logical one value.

1           6.    The apparatus of claim 1, wherein the tamper  
2 detection circuit includes combinatorial logic.

1           7.    The apparatus of claim 6, wherein the  
2 combinatorial logic includes a plurality of NAND logical  
3 gates each coupled to one of the plurality of memory cells  
4 and a NAND gate having a plurality of inputs coupled to an  
5 output of each of the plurality of NAND logical gates.

1           8.    The apparatus of claim 1, wherein the tamper  
2 detection circuit includes a Cyclic Redundancy Check (CRC)  
3 generator to compute a CRC value for data bits stored  
4 within the plurality of memory cells and a comparator to  
5 compare the CRC value to a pre-stored CRC value.

1           9.    The apparatus of claim 8, wherein the pre-stored  
2 CRC value is a CRC value computed for the data bits stored  
3 within the plurality of memory cells at initial power-on  
4 of the apparatus and is stored in a memory separate from  
5 the OTP memory.

1           10.   The apparatus of claim 1 being a processor that  
2 comprises the memory and the tamper detection circuit  
3 internally positioned within a semiconductor package of  
4 the processor.

1           11.   An apparatus comprising:

2           an one-time programmable (OTP) memory including a  
3 plurality of memory cells, the plurality of memory cells  
4 programmed to either a default state or a state opposite  
5 the default state; and

6 a tamper detection circuit to sense when all of the  
7 plurality of memory cells are programmed to the state  
8 opposite the default state.

1 12. The apparatus of claim 11, wherein each memory  
2 cell of the plurality of memory cells is adapted with fuse  
3 logic and is permanently programmed to a logical zero  
4 value, being the state opposite the default state, by  
5 activating the fuse logic.

1 13. The apparatus of claim 11, wherein each memory  
2 cell of the plurality of memory cells is adapted with  
3 anti-fuse logic and is permanently programmed to a logical  
4 one value, being the state opposite the default state, by  
5 activating the anti-fuse logic. .

1 14. The apparatus of claim 11, wherein the tamper  
2 detection circuit includes combinatorial logic.

1 15. The apparatus of claim 14, wherein the  
2 combinatorial logic includes a plurality of NAND logical  
3 gates each coupled to one of the plurality of memory cells  
4 and a NAND gate having a plurality of inputs coupled to an  
5 output of each of the plurality of NAND logical gates.

1 16. The apparatus of claim 11, wherein the tamper  
2 detection circuit includes a Cyclic Redundancy Check (CRC)  
3 generator to compute a CRC value for data bits stored  
4 within the plurality of memory cells and a comparator to  
5 compare the CRC value to a pre-stored CRC value.

1 17. A method comprising:

2 programming each of a first plurality of memory cells  
3 of an one-time programmable (OTP) memory to store data

4 having an original bit value, the data being a series of  
5 data bits each having either a default state or a state  
6 opposite the default state and including at least one data  
7 bit having the default state and at least one data bit  
8 having the state opposite the default state;

9 determining whether all of the first plurality of  
10 memory cells are programmed to the state opposite the  
11 default state; and

12 disabling incoming encoded content from being decoded  
13 using the data from the OTP memory.

1 18. The method of claim 17 further comprising:  
2 issuing a warning to be perceived by the user.

1 19. The method of claim 17 further comprising:  
2 accessing a second plurality of memory cells  
3 previously loaded with the data with the original bit  
4 value; and

5 preventing access to the first plurality of memory  
6 cells.

1 20. The method of claim 19, wherein preventing  
2 access to the first plurality of memory cells comprises:

3 performing a logical operation on a stored value of  
4 the first plurality of memory cells and a value associated  
5 with a mask register; and

6 preventing access if a value produced by the logical  
7 operation is directed to an address different from an  
8 address associated with the first plurality of memory  
9 cells.